Talk:NCSU Cadence Wiki

From NCSU EDA Wiki
Jump to: navigation, search

How to layout a lateral PNP transistor for bandgap using NCSU CDK in AMIS 0.5um process?